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Latency Exploitation in Wavelet-based Multirate
Circuit Simulation
Kai Bittner and Hans Georg Brachtendorf
Abstract The simulation of radio frequency (RF) circuits is one of the severest prob-
lems in Design Automation: the information signal or envelope is modulated by a
carrier signal with a center frequency typically in the GHz range. Due to Nyquist’s
sampling theorem the time steps in conventional transient analysis are prohibitively
small. A technique to overcome Nyquist’s bottleneck is the multirate method which
reformulates the ordinary circuit’s differential algebraic equations (DAEs) as a sys-
tem of partial DAEs (PDAEs). In this paper further improvements of the wavelet
multirate circuit simulation technique are presented. In the new algorithm we use
different grids for the approximation of the solution on different circuit parts, ex-
ploiting latency. In particular, for circuits with latencies the grids can be much
sparser, which results in the reduction of the overall problem size and leads to a
faster simulation.
1 Introduction
In simulation of RF circuits one faces waveforms with a spectrum centered around
a center frequency, which is typically in the GHz range for modern communication
standards. Due to the Nyquist’s theorem the waveforms must be discretized with a
sampling rate, which is at least twice as high as the highest relevant frequency in
the spectrum. Classical transient solvers which solve the initial value problem (IVP)
show unacceptably long run times. To overcome this bottleneck envelope methods
based on a reformulation of the ordinary DAEs by partial DAEs, known als multi-
rate PDAE have been developed [1–8]. However, despite this tremendous progress,
the run time is often prohibitively long for circuits such as PLLs. In this paper im-
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provements based on latency exploitation are proposed, which utilize some specific
properties of (sub-)circuits of RF circuitry and properties of the multirate PDAE.
For speeding up conventional transient analysis, several attempts have been made
for exploiting latency and other specific properties of circuit DAEs. An excellent
overview of these methods can be found, e.g., in [9]. In [10] a relaxation method de-
noted as timing analysis has been presented based essentially on one Gauss-Seidel
(GS) iteration per time step. This method has an emphasis on CMOS circuits where
the diagonal part of the Jacobian matrix is dominant. Alternatively, the waveform
relaxation (WR), e.g., [11, 12], has attracted attention for several decades. Here the
circuit is divided into sub-circuits wherein the coupling of these sub-circuits is rel-
atively week. Each sub-circuit is simulated for a time period while the remaining
sub-circuits are idle or latent. The method is repeated until convergence is achieved.
WR may be interpreted as a block Gauss-Seidel for a time period. It has been devel-
oped for CMOS circuits, too. In [13] the latency insertion method (LIM) has been
proposed, which has its origin in electromagnetic field simulation. Essentially, the
discretization grid for the unknown currents and voltages are shifted. The technique
is advantageous when delays of interconnects are dominant. The time steps however
are limited similar to the CFL condition. Node tearing, often with latency exploita-
tion, has been reported, e.g., in [14–17]. In [15, 17] the sub-circuits are allowed to
have separate integration step sizes reflecting their activity level.
For all the cited methods a careful partitioning and/or time step control is required
to achieve convergence. The method for the latency exploitation considered in this
paper, which is based both on the multirate PDAE and spline-wavelet technique, has
none of these restrictions.
2 The multirate circuit simulation problem
We consider circuit equations in the charge/flux oriented modified nodal analysis
(MNA) formulation, which yields a mathematical model in the form of a system of
differential-algebraic equations (DAEs):
d
dt q
(
x(t)
)
+ g
(
x(t)
)
= s(t). (1)
For RF circuits the circuit DAE (1) exhibits multirate behavior, i.e., (most) of the
signal waveforms have a bandpass spectrum, where the spectrum is centered around
a center frequency, which is typically in the GHz range for state of the art mobile
phone standards. The time steps employing conventional solvers for ordinary DAEs
must be kept sufficiently small to avoid aliasing of the numerical solution. The run
time is therefore prohibitively long. One method to overcome this bottleneck refor-
mulates the underlying ordinary DAEs by a system of partial DAEs [1, 2]. Several
modifications of this method have been proposed [3–7, 18].
To separate different time scales the problem is reformulated as a multirate
PDAE, i.e.,
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(
∂
∂τ +ω(τ)
∂
∂ t
)
q
(
xˆ(τ, t)
)
+ g
(
xˆ(τ, t)
)
= sˆ
(
τ, t
) (2)
with mixed initial-boundary conditions x(0, t) = X0(t) and x(τ, t) = x(τ, t +P). A
solution of the original circuit equations can be found along certain characteristic
lines [8].
Discretization with respect to τ (Rothe’s method) using a linear multistep method
results in a periodic boundary value problem in t of the form
ωk
d
dt qk
(
Xk(t))+ fk(Xk, t) = 0, (3)
Xk(t) =Xk(t +P),
where Xk(t) is the approximation of xˆ(τk, t) for the k-th time step τk (cf. [8,19]). The
periodic boundary value problem (3) can be solved by several methods, as Shooting,
Finite Differences, Harmonic Balance, etc. Here, we consider the spline wavelet
based method introduced by the authors in [19], following ideas from [20, 21]. One
problem of traditional methods is that all signals in the circuit are discretized over
the same grid. This can pose a problem if different signal shapes are present in the
circuit, which may be approximated more efficiently if individual grids are used for
each of the signals. As an example we consider a chain of 5 frequency dividers (as
part of a PLL). In each step the frequency is reduced by a factor 2 as one can see in
Fig. 1, where the solution for a fixed τ is shown. Obviously, for the low frequency
signals towards the end of the divider chain a much sparser grid would be sufficient
for an accurate representation, in comparison to the high frequency input signal.
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Fig. 1 Several signals in a frequency divider chain as part of a PLL.
3 Division into subcircuits
Although the representation of each signal over its own individual grid seems to give
maximal flexibility, this approach leads to several problems, which make the sim-
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ulation inefficient. One problem is that the evaluation of the circuit depends on the
evaluation of device models, which is usually very costly, e.g., for transistor models
used nowadays. Usually a device model has to be evaluated for every grid point. For
a four terminal transistor we need therefore to evaluate the device model for four
different grids. In many cases this will be more costly than the evaluations for one
optimized single grid, which is against our intention to reduce the computational
effort. This effort might be reduced if one has a strategy to “synchronize” the grids,
but that does not seem to be a trivial task. On the other side, the signals show often
similar behavior, at least on parts of the circuit, such that the same grid might be
(nearly) optimal for many signals. Thus, it might be a better idea to collect signals
of similar shape and use the same grid for all of these signals. Then we have to store
only a few grids, which makes it also easier to design an effective grid adaptation
strategy. Therefore, we consider groups of signals with similar shape appearing in
a part of the circuit. In the current implementation a priori knowledge of the circuit
design is required.
The circuit is divided into N subcircuits which are connected at terminal nodes.
To facilitate different expansions of signals on the subcircuits we replace each com-
mon node by a pair of nodes connected by a perfect conductor, which is referred to
as node tearing. Namely, we introduce the “connection” Ck,ℓµ,ν , if the µ-th node of
subcircuit k is identified with the ν-th node in subcircuit ℓ, as one can see in Fig. 2.
Thus, the circuit equations from the modified nodal analysis (MNA) of the subcir-
cuits have to be supplemented by additional conditions for the connections. The
perfect conductor for the connection is modeled as voltage source of voltage zero.
That is, we need the current through the connection Ck,ℓµ,ν , as additional unknowns
ikµ and iℓν for each of the two involved subcircuits.
Fig. 2 Splitting of a circuit
into subcircuits witch connec-
tions.
Subcircuit 1
Subcircuit 2
u
Μ
1 u
Ν
2
i
Μ
1 i
Ν
2CΜ,Ν
1,2
In addition to the resulting circuit equations
d
dt q
k(xk(t))+ gk(xk(t), t)= 0, k = 1, . . . ,N (4)
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of the N subcircuits, we need for each connection Ck,ℓµ,ν that voltages and currents
coincide, that is we include the equations
ukµ(t)− u
ℓ
ν(t) = 0 and ikµ(t)+ iℓν(t) = 0. (5)
For the correct understanding of the above formulation one needs to recall that ukµ(t)
and ikµ(t) are components of the vector xk(t) of unknowns, which contains all node
voltages (except ground) and currents through voltage sources, inductors, and con-
nections.
The splitting into subcircuits introduces the additional equations (5), which will
increase the problem size. This may lead to a loss of performance if the splitting is
done poorly. For a successful use of our method the splitting, either done by hand
or automatically, should follow some rules. First, a splitting should only be done
if the signal shapes in the resulting subcircuits differ enough to justify the use of
different discretization grids, which are significantly coarser than the grid for the
(sub)circuit, which is splitted. Furthermore, the splitting should only generate few
new connections. We expect that the second requirement is often fulfilled if the first
requirement is satisfied
4 Spline Galerkin discretization and wavelet based adaptivity
Our goal is to approximate the solution of the equations (4) and (5) by spline func-
tions as it was done in [19]. However, we want to use an adapted spline representa-
tion for each subcircuit, i.e.,
xi(t) =
ni∑
k=1
cikϕ ik(t), i = 1, . . . ,N,
where the families {φ ik : k = 1, . . . ,ni} are periodic B-spline bases for spline spaces
over grids of spline knots T i := {t ik ∈ (0,P] : k = 1, . . . ,ni}, which may be mutually
different. We use a Petrov-Galerkin discretization to obtain a system of nonlinear
equations, which determines the coefficients cik. In particular, we integrate the equa-
tions (4) and (5) over subintervals, i.e.,
∫ τ iℓ
τ i
ℓ−1
d
dt q
i(xi(t))+ gi(xi(t), t)dt = 0, ℓ = 1, . . . ,ni,
for each subcircuit and
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∫ τ iℓ
τ i
ℓ−1
uiµ(t)− u
j
ν(t)dt = 0, ℓ = 1, . . . ,ni (6)
∫ τ j
ℓ
τ j
ℓ−1
iiµ(t)+ i
j
ν(t)dt = 0, ℓ = 1, . . . ,n j (7)
for each connection Ci, jµ,ν between two subcircuits. The splitting points τ iℓ are chosen
in close relation to the spline grid, namely such the t iℓ ∈ (τ iℓ−1,τ iℓ). By using the
grid T i in (6) but T j in (7), we assure that the number of unknowns and equations
coincide.
The wavelet based coarsening and refinement methods described in [19, 22] are
used to generate adaptive grids for an efficient signal representation. An advantage
of this approach is that grid and solution from the previous envelope time step are
used to generate an initial guess for Newton’s method. Since the waveforms change
only slowly with τ , we have usually a very good initial guess on a nearly optimal
grid and the solution is obtained with only few iteration steps.
5 Numerical test
The algorithm was implemented in C++ and tested on a PLL with frequency divider.
The solutions for a fixed τk are shown in Figure. 1.
For comparison we show in Fig. 3 the spline grid generated by the classical spline
wavelet method (see [19]) using the same grid for all signals. We have plotted the
grid points ti against their index i, which allows to recognize the local density of the
grid.
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Fig. 3 Grid of the single grid method.
The grids used in our new multiple grid method can be seen in Fig. 4. Obvi-
ously, one gets much better adapted, smaller grids for the lower frequency signals.
This leads to a reduction of the total number of equations from roughly 130,000
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to 85,000. The number of nonzeros in the Jacobian for Newtons method is reduces
from 5,000,000 to 2,500,000. Consequently the time for assembling resp. solving
the linear system was reduced from 4s to 2s resp. 8s to 4s.
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Fig. 4 Several signals in a frequency divider chain as part of a PLL.
A further effect is that the larger the nonlinear system, the harder it is to solve
by Newtons method, which results in more Newton iterations as well as shorter
envelope time steps. Thus, an envelope simulation with a frequency modulated sig-
nal over 0.3s worked well for the multiple grid method and was done in 37min. A
similar simulation with the single grid method needed almost 5 hours.
6 Conclusion
An improvement of the spline wavelet based envelope method from [19] has been
developed. It uses different spline grids for different parts of the circuit. This leads
to a more efficient representation of the solution, which results in a significant re-
duction of computation time
Acknowledgements This work has been partly supported by the ENIAC research project ARTE-
MOS under grant 829397 and the FWF under grant P22549.
References
1. Brachtendorf, H.G.: Simulation des eingeschwungenen Verhaltens elektronischer Schaltun-
gen. Shaker, Aachen (1994)
2. Brachtendorf, H.G., Welsch, G., Laur, R., Bunse-Gerstner, A.: Numerical steady state analysis
of electronic circuits driven by multi-tone signals. Electronic Engineering 79(2), 103–112
(1996)
8 Kai Bittner and Hans Georg Brachtendorf
3. Ngoya, E., Larcheve`que, R.: Envelope transient analysis: A new method for the transient and
steady state analysis of microwave communication circuit and systems. In: Proc. IEEE MTT-S
Int. Microwave Symp., pp. 1365–1368. San Francisco (1996)
4. Roychowdhury, J.: Efficient methods for simulating highly nonlinear multi-rate circuits. In:
Proc. IEEE Design Automation Conf., pp. 269–274 (1997)
5. Pulch, R., Gu¨nther, M.: A method of characteristics for solving multirate partial differential
equations in radio frequency application. Appl. Numer. Math. 42, 399–409 (2002)
6. Brachtendorf, H.G.: On the relation of certain classes of ordinary differential algebraic equa-
tions with partial differential algebraic equations. Tech. Rep. 1131G0-971114-19TM, Bell-
Laboratories (1997)
7. Brachtendorf, H.G.: Theorie und Analyse von autonomen und quasiperiodisch angeregten
elektrischen Netzwerken. Eine algorithmisch orientierte Betrachtung. Universita¨t Bremen
(2001). Habilitationsschrift
8. Bittner, K., Brachtendorf, H.G.: Optimal frequency sweep method in multi-rate circuit simu-
lation. COMPEL 33(4), 1189–1197 (2014)
9. Ogrodzki, J.: Circuit Simulation Methods and Algorithms. Electronic Engineering Systems.
CRC Press (1994)
10. Newton, A.: Techniques for the simulation of large-scale integrated circuits. IEEE Trans.
Circuits Syst. 26(9), 741–749 (1979)
11. Lelarasmee, E., Ruehli, A.E., Sangiovanni-Vincentelli, A.: The waveform relaxation method
for time-domain analysis of large-scale integrated circuits. IEEE Trans. Comput.-Aided De-
sign Integr. Circuits Syst. 1, 131–145 (1982)
12. Fang, W., Mokari, M., Smart, D.: Robust VLSI circuit simulation techniques based on over-
lapped waveform relaxation. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 14(4),
510–518 (1995)
13. Schutt-Aine, J.: Latency insertion method (LIM) for the fast transient simulation of large net-
works. IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 48(1), 81–89 (2001)
14. Cox, P., Burch, R., Hocevar, D., Ping Yang, B., Epler, B.: Direct circuit simulation algorithms
for parallel processing [VLSI]. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.
10(6), 714–725 (1991)
15. Sakallah, K., Director, S.: SAMSON2: An event driven VLSI circuit simulator. IEEE Trans.
Comput.-Aided Design Integr. Circuits Syst. 4(4), 668–684 (1985)
16. Rabbat, N., Sangiovanni-Vincentelli, A., Hsieh, H.: A multilevel Newton algorithm with
macromodeling and latency for the analysis of large-scale nonlinear circuits in the time do-
main. IEEE Trans. Circuits Syst. 26(9), 733–741 (1979)
17. Rabbat, N., Hsieh, H.: A latent macromodular approach to large-scale sparse networks. IEEE
Trans. Circuits Syst. 23(12), 745–752 (1976)
18. Bittner, K., Brachtendorf, H.G.: Trigonometric splines for oscillator simulation. In: 22nd
International Conference Radioelektronika, pp. 1–4 (2012)
19. Bittner, K., Brachtendorf, H.G.: Adaptive multi-rate wavelet method for circuit simulation.
Radioengineering 23(1), 300–307 (2014)
20. Bittner, K., Dautbegovic, E.: Wavelets algorithm for circuit simulation. In: M. Gu¨nther,
A. Bartel, M. Brunk, S. Scho¨ps, M. Striebel (eds.) Progress in Industrial Mathematics at ECMI
2010, Mathematics in Industry, pp. 5–11. Springer, Berlin Heidelberg (2012)
21. Bittner, K., Dautbegovic, E.: Adaptive wavelet-based method for simulation of electronic cir-
cuits. In: B. Michielsen, J.R. Poirier (eds.) Scientific Computing in Electrical Engineering
2010, Mathematics in Industry, pp. 321–328. Springer, Berlin Heidelberg (2012)
22. Bittner, K., Brachtendorf, H.G.: Fast algorithms for grid adaptation using non-uniform
biorthogonal spline wavelets. SIAM J. Scient. Computing (to appear)
